Substitute for Form 1449 A & B/PTO		Com	Complete if Known				
		Application Number	Cont. of Serial No. 09/425,886				
INFORMATION DIS	CLOSURE	Confirmation Number	Not Yet Assigned				
STATEMENT BY AI	PLICANT	Filing Date	June 24, 2003				
		First Named Inventor	Pranav ASHAR et al.				
(use as many sheets as i	iecessary)	Art Unit	Not Yet Assigned 2133				
	*	Examiner Name	Not Yet Assigned ABRAHAM				
Sheet 2	of 2	Attorney Docket Number	A8612				

				Ú.S. P.	ATI	ENT DOCUM	ENT	rs	
Examiner	Cite	Do	cument Num		D.	blication Date			<del> </del>
Initials*	No.1.	Number		Kind Code <sup>2</sup> (if known)	MM-DD-YYYY			ocument	
			<del></del>	<del></del>				The second secon	
					-		-		<del></del>
	<del>- ,</del>						- :		· · · · · · · · · · · · · · · · · · ·
	<del></del>	<del> </del>		<del></del>		· · · · · · · · · · · · · · · · · · ·			· · ·
				· · · · · ·	-				<del></del>
				FOREIGN	V PA	TENT DOC	UME	ENTS	
Examiner	Cite	Foreign Patent Document							
Initials*	No.	Country Number		Kind Co	1141.4 00 4 4 4 1			Name of Patentee or Applicant of Cited Document	Translation
			<del> </del>			· · · · · · · · · · · · · · · · · · ·			
						,			
	,								
		<del>                                     </del>							
, ,		<u> </u>	OTHER AL	T - NON P	ÁTE	NT LÍTEDÃ	THE	RE DOCUMENTS	<del>ا :</del>
Examiner	Cite	Include name	of the author (i	n CAPITAL LE	TER	S), title of the artic	e (whe	n appropriate), title of the item (book, magazine	T
Initials*	No.1	journal, serial,	symposium, cal	lalog, etc.), date, ¡	page(s	), volume-issue nui	nber(s)	), publisher, city, and/or country where published.	Translation
2A	<del></del>	SENTOVICH, E., et al. "Sequential Circuit Design Using Synthesis and Optimization", Proceedings of ICCD, 1992							
2A	<u> </u>	GUPTA, A., ASHAR, P., "Integrating a Boolean Satisfiability and BDDS for Combinational Verification, Proceedings of VLSI Design 98, pp. 222-225, 1998							
31		BURCH, J. and SINGHAI, V., "Tight Integration of Combinational Verification Methods", Proceedings of							
01	<del></del>	ICCAD, pp. 570-576, 1978  TOMITA, M., SUGANUMA, N., and HIRANO, K., "Pattern generation for locating logic design errors",							
2/1		IEICE Trans	actions Funda	amentals, vol.	E77-	A, 1994	ii goil	cration for rocating togic design entits,	·
						. ,			
			<del> </del>						
									· · ·
				• . •			_		
			105		·				
						<del></del> .			
		<u> </u>							

Examiner Signature	2 Saw	Abraham	Date Considered	0 D	5/24/04

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document, <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>3</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to indicate here if English language Translation is attached.

					· .						PTO/SB/0	B A & B (modified
C. battant C	E 14	40 1 2 D/JEP/)								Comp	lete if Known	•
Substitute for Form 1449 A & B/PTO					Application Number		n Number	Cont. of Scrial No. 09/425,886				
INFORMATION DISCLOSURE						Confi	rmati	ion Number	Not Yet Assigned	7/2		
STATEMENT BY APPLICANT					Filing Date June 24, 2003							
(use as many sheets as necessary)					First Named Inventor Pranay ASHAR et al.							
					Art Unit Not-Yet Assigned 2133			2133				
					Examiner Name Not Yet Assigned ABRA			BRAHAM				
SI	heet	1.		of	2			Attorr	ney D	Oocket Number	A8612	
					U.S. P	ATE	NT DO	OCUM	ENT	`S		
Examiner	Cite	Do	cument Nun			Pub	lication	on Date				
Initials*	No.1	Numl	ber		I Code <sup>2</sup>			Name of Patentee or Applicant of Cited Documen			nment	
ZA		US 5.831,99	6	19.		11/0	3/1998	8 Abramovici et al.				
214		US 6,086,62				07/1	11/2000 Jain et al.					
EK.		US 6,138,26			• 100	10/24/2000				esan et al.		
EA		US 5,909,37		er i		06/01/1999				sunaga	· · · · · · · · · · · · · · · · · · ·	
2A	A 20 .	US 6,026,22		D 1			5/2000 2/2001			ta et al. ch et al.		· · · · · ·
3/1	<del></del>	US 6,247,16 US 5,754,45		BI	·		9/1998			ey et al.		
3		US 5,506,852		<del>                                     </del>			9/1996			kradhar et al.		
	<del> </del>			FO	REIG			DOC			<del></del>	
. 1		For	eign Patent l						7		<del></del>	
Examiner Initials*	Cite No.'	Country Code <sup>3</sup>	Country Number Kind Code					Name of Patentee or Applicant of Cited Document		Translation <sup>6</sup>		
	<del> </del>	Code		9 - 1	(ij kito	wn)	- 1		- +	-: · · · · ·		
			OTHER A	RT -	NON I	ATE	NT L	ITERA	TUE	RE DOCUMENT	rs	·
Examiner Initials*	Çite No. <sup>1</sup>	Include name	of the author	(in CAF	PITAL LE	TTERS	), title o	f the artic	le (who	en appropriate), title of	the Item (book, magazine, or country where published.	Translation <sup>6</sup>
SA		ABADIR, M., FERGUSON, J., KIRKLAND, Thomas E. "Logic Design Verification via Test Generation";							<del>-</del>			
	<del> </del>									138-148, January 19		·
SA		BRYANT, R., "Graph-Based Algorithms for Boolean Function Manipulation, IEEE Translations On										
		Computer, C-35(8): 677-691, August 1996  CHUNG, P., WANG, Y. and HAJJ, I., "Diagnosis and Correction of Logic Design in Digital Circuits",										
SA							10010 40	00		. or nogle noolgi.	, promise of the control of	
SA	-	Proceedings of DAC, pp. 503-508, 1993  JAIN, J., MUKHERJEE, R., FUJITA, M., "Advanced Verification Techniques Based On Learning"  Proceedings of DAC, June 1995							<del>- ,</del>			
	· · · · · · ·	KUEHLMANN, A.,; CHENG, D.,; SRINIVASAN, A.,; LAPOTIN, D.: "Error Diagnosis for Transistor-							<del></del>			
ZA		Level Verific	cation", Pro	ceeding	gs of DA	<b>\С</b> , рр.	218-2	23, 1994	4.		<u> </u>	
3A		KUKIMOTO, Y.: FUJIŢA, M.; "Rectification Method for Lookup-Table Type FPGA's Proceedings of										
	<del></del>	ICCAD, pp. 54-61, 1992										
3A-		MADRE, I., COUDERT, O., and BILLON, P., "Automating the Diagnosis and the Rectification of Design Errors with PRIAM", Proceedings of ICCAD, pp. 30-33, 1989										
81	100	REDDY, S.;	KUNZ, W.	; PRAI	DHAN,	D.; "N	ovel V	crificati	on Fr	amework Combinia	ng Structural and	
ON		OBDD Methods in a Synthesis Environment", Proceedings of DAC, pp. 414-419, 1995										
2A		SILVA, J.; SAKALLAH, K., "GRASP A New Search Algorithm for Satisfiability, Proceedings of ICCAD, pp. 220-227, 1996										
SA		TAMURA, K., "Locating Functional Errors in Logic Circuits" Proceedings of ICCAD, pp. 468-471, November 1989										
8A	***	TOMITA, M.; JIANG, H., YAMAMOTO, T. and HAYASHI, Y., "An Algorithm for Locating Logic Design Errors", ICCAD, pp. 468-471, November 1989										
SA	<del></del> -	WATANABE, Y., BRAYTON, R., "Incremental Synthesis for Engineering Changes", Proceedings of										
81	<del></del>	ICCD, pp. 40-43, 1991  HAUNG, S., CHEN, K.C., CHENG, K.T., "Error Correction Based on Verification Techniques",  Proceedings of DAC, pp. 258-261, 1996										
<u> </u>		Proceedings	of DAC, pp	. 258-2	61, 199	6						
										···	<del> </del>	

Examiner Signature	3590	Abreha	Date Considered	06/25/	04

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. <sup>1</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to indicate here if English language Translation is attached.